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Abstract 
In this paper, we propose a novel RF SOI LDMOS with a raised drift region (RDR). Using the process simulation and 
numerical simulation, we investigate deeply on breakdown characteristics and frequency characteristics of this novel 
device. Compared with the conventional RESURF device, the breakdown voltage and cutoff frequency of the RDR 
device are increased by 25% and 21%, respectively. The work of this paper has theoretical and practical significations 
to the research of a new generation of deep sub-micron high-performance radio frequency SOI integrated circuits. 
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1. Introduction 
Laterally double diffused metal oxide semiconductor (LDMOS) technology is one of the most 
attractive technologies deployed in RF power amplifier applications because of its ease in integration to 
standard CMOS technology, high input impedance at high drive current and thermal stability [1]. 
Especially, silicon on insulator (SOI) LDMOS is more attractive due to its inherent dielectric isolation, 
high frequency performance and reduced parasitic capacitance [2]. In recent years, many researches focus 
on optimizing structures to improve breakdown voltage, reduce on-resistance and increase cutoff 
frequency and maximum oscillation frequency [3-7].  
In this paper, we propose a novel RF SOI LDMOS device with an RDR (Raised Drift Region) to 
improve breakdown characteristics and frequency characteristics. This novel device can be fabricated by 
using the deep sub-micron CMOS compatible process with an additional LOCOS process to form the 
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raised drift region. The paper is organized as follows. In section II, the concept of the RDR structure and 
its fabrication process is proposed. In section III, the breakdown characteristics and 
frequency characteristics of the RDR device is investigated compared with the conventional RESURF 
device. Section IV gives a summary of conclusions. 
2. Device structure and process 
A cross section of the RDR RF SOI LDMOS structure is shown in fig. 1(a). In comparison with the 
conventional RESURF device, the RDR device has a special drift region with the vertical thickness 
increasing gradually from the source side to the drain side.  
 
    
Fig. 1. The RDR RF SOI LDMOS device: (a) cross section; (b)-(e) process steps. 
Fig. 1(b)-(e) shows the process flow of the RDR device. The proposed process of the RDR device is 
simulated with 2D process simulator Tsuprem4. The doping concentration of the n-type SOI wafer is 
1×1016cm-3. First, LOCOS process is used to fabricate the raised drift region. The oxidation steps are 
carried out in wet O2 ambient at 1000°C for 97 min, as shown in fig. 1(c).  Then, a boron implantation of 
3×1013cm-2 dose and 15KeV energy is diffused to form the p-well which is diffused for 10 min at 1000°C. 
The gate oxide and the poly silicon gate are deposited and etched as shown in fig. 1(d). An arsenic 
implantation of 2×1015cm-2 dose and 25KeV energy is used to create the source and drain regions. Finally, 
the field oxide is deposited and the metal contact holes were fabricated as shown in fig. 1(e). 
3. Simulation results and discussion 
2D device simulator MEDICI is employed to investigate the characteristics of the proposed RDR 
device and conventional RESURF device with same physical dimensions. Table 1 gives the basic 
geometric parameters of these devices.  
Table 1. Device parameters used in simulation. 
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Device parameters Parameter values 
Gate oxide thickness (tgox) 65nm 
Silicon thickness near the source side （tss) 0.1μm 
Silicon thickness near the drain side （tsd) 0.5μm 
Buried oxide thickness （tbox) 0.4μm 
Gate length （Lgate) 0.18μm 
Drift region length （Ld) 1μm 
3.1. Breakdown characteristics 
Fig. 2(a) shows the breakdown voltage as a function of the drift doping dose for the RDR and 
conventional devices. The breakdown voltage of both devices first increases slowly then falls rapidly with 
the increase of the drift region’s dose. The maximum breakdown voltage of the RDR structure is 19.9V, 
increased by 25% compared with the conventional device. To further explore the breakdown mechanism 
of the RDR device, fig. 2(b) gives the surface electric field of both devices when the breakdown voltage 
is maximized. For the conventional RESURF device, the surface electric field is highest near both ends of 
the drift region while it is minimal on the central part of the drift region. On the contrary, the RDR 
structure provides a more uniform surface electric field. The reason is that the RDR device optimizes the 
surface charge density to be close to the linear distribution, which is very favorable to increase the 
horizontal breakdown voltage as in VLD devices [8]. Furthermore, an obvious reduction in the electric 




















































Fig. 2. Comparison of the conventional and RDR device: (a) breakdown voltages; (b) surface electric fields of the drift region. 
      
Fig. 3. Equipotential lines (ΔV = 0.5V) for (a) the conventional device; (b) the RDR device. 
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As shown in fig .3, the P-well/N-drift junction of the RDR device is a negative bevel compared with 
the conventional RESURF device. Since the negative bevel removes more charge from the P-side of the 
junction than the N-side, the depletion region expands on the P-side and contracts on the N-side at the 
surface, which could cause a reduction of the surface electric field [8]. 
3.2. Frequency characteristics 
For RF LDMOS devices, the gate-source capacitance Cgs and gate-drain capacitance Cgd are the most 
relevant intrinsic capacitances affecting the cutoff frequency [9]. Fig .4 illustrates t Cgs and Cgd as a 
function of the drain voltage for the RDR and conventional devices. Cgs of the RDR device is smaller than 
the conventional one by 10% in the Fig .4(a). However, Cgd of the RDR device increases 23% compared 
with the conventional one. The reason is that the negative bevel P-well/N-drift junction in the RDR 
device leads to a smaller depletion width in the drift region [8]. 
 







































Fig. 4. Simulation results for capacitance comparison between RDR and conventional devices using the small signal method, at 






































Fig. 5. Comparison of conventional and RDR devices at frequency 1MHz and Vds = 7V: (a) transconductance; (b) cutoff frequency. 
Although suffering from an intrinsic draw back of higher Cgd, the RDR device poses superior 
transconductance characteristics compared with the conventional device. As shown in fig .5(a), the 
transconductance of the RDR device increases 33% compared with the conventional one because the 
novel device can effectively adjust the electric field distribution of the drift region. One of the figures of 
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merit of a RF power device is the cutoff frequency in high-frequency operation. It is defined by the 
frequency at which the input current becomes equal to the load current [10]. Fig .5(b) shows the simulation 
results of the comparison between the cutoff frequency and gate voltage for the RDR and conventional 
devices at Vds=7V. The cutoff frequency of the RDR device is 18.6GHz and increases 21% compared 
with the conventional one. Thanks to the superior transconductance characteristics, the RDR structure still 
has the comparable frequency performance in despite of the higher Cgd. 
4. Conclusions 
This paper proposes a novel RF SOI LDMOS device with a Raised Drift Region that can be fabricated 
by an additional LOCOS process in the deep sub-micro CMOS process. The 0.18µm gate length promises 
a record cutoff frequency of 18.6GHz and a high breakdown voltage of 19.9V. According to the 
numerical simulation results by TSUPREM4 and MEDICI, the proposed device is demonstrated to 
exhibit improved breakdown voltage (by 25%) and cutoff frequency (by 21%) compared to the 
conventional RESURF device. Therefore, the proposed RDR device is a promising candidate in the area 
of RF integrated circuits. 
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